VHDL Compiler

Learn and code in VHDL

Published by: Ketan Appa
Downloads
Revenue

Description

Write VHDL code directly on your iPhone, iPad and iPod Touch! This app is ideal for learning and testing code snippets!
VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general purpose parallel programming language.
This app uses the open-source GHDL simulator (http://ghdl.free.fr). GHDL is a VHDL compiler that can execute (nearly) any VHDL program. GHDL is not a synthesis tool: you cannot create a netlist with GHDL (yet).
Features:
- Compile and run your program
- View program output or detailed error
- Custom keyboard for easy input of frequently used characters
- Optimized for connecting with external physical/bluetooth keyboard
- Advanced source code editor with syntax highlighting and line numbers
- Open, save, import and share VHDL files.
Limitations:
- Internet connection is required for compilation
- Maximum program running time is 20s
- One file can be run at a time
- All entities should be have the same name as their files.
Hide Show More...

In-Apps

Upgrade
€ 2,99

Screenshots

VHDL Compiler FAQ

  • Is VHDL Compiler free?

    Yes, VHDL Compiler is free to download, however it contains in-app purchases or subscription offerings.

  • Is VHDL Compiler legit?

    Not enough reviews to make a reliable assessment. The app needs more user feedback.

    Thanks for the vote

  • How much does VHDL Compiler cost?

    VHDL Compiler has several in-app purchases/subscriptions, the average in-app price is €2.99.

  • What is VHDL Compiler revenue?

    To get estimated revenue of VHDL Compiler app and other AppStore insights you can sign up to AppTail Mobile Analytics Platform.

User Rating
App is not rated in Netherlands yet.
Ratings History

VHDL Compiler Reviews

Works great simulates std_logic circuits just fine

Tdurrer on

United States

I realized that it’s essential to limit simulation with ultimately a WAIT; statement including a clock generator with limited total time Here is a simple test setup beyond just text: Enjoy.. great job by the developer of the App and the original open source VHDL Compiler Designer ———————————————— -- Hello world program library IEEE; use IEEE.std_logic_1164.all; use std.textio.all; -- Imports the standard textio package. -- Defines a design entity, without any ports. entity hello is end hello; architecture behaviour of hello is signal index : integer:=0; signal clk : std_logic := '0'; begin process(clk) variable l : line; begin if(rising_edge(clk)) then write(l,String'("/")); writeline (output, l); end if; end process; process begin index <= index +1; clk <= not clk; wait for 1 ns; if index > 20 then wait; end if; end process; end behaviour;

Store Rankings

Ranking History
App Ranking History not available yet
Category Rankings
App is not ranked yet

VHDL Compiler Competitors

Name
MyXplore
IEEE research anytime anywhere
EveryCircuit
N/A
Console for MATLAB programming
100% on-device computation
cl-repl
Common Lisp REPL with editor
Maven_Silicon
VLSI Training Online Courses
Boolean Algebra
From K-Map to circuit diagrams
VHDL Ref
Reference for VHDL and Verilog
Logic-Gate-Design
Design Simulate Solve Simplify
Portable Logic Circuits Lab
LoCAD Lite

VHDL Compiler Installs

Last 30 days

VHDL Compiler Revenue

Last 30 days

VHDL Compiler Revenue and Downloads

Gain valuable insights into VHDL Compiler performance with our analytics.
Sign up now to access downloads, revenue, and more.